

74LVC1G66

Bilateral switch

Rev. 06 — 27 August 2007

Product data sheet

1. General description

The 74LVC1G66 is a low-power, low-voltage Si-gate CMOS device.

The 74LVC1G66 provides one single pole, single-throw analog switch function. It has two input/output terminals (Y and Z) and an active HIGH enable input pin (E). When E is LOW, the analog switch is turned off.

Schmitt-trigger action at the enable input makes the circuit tolerant of slower input rise and fall times across the entire V_{CC} range from 1.65 V to 5.5 V.

2. Features

- Wide supply voltage range from 1.65 V to 5.5 V
- Very low ON resistance:
 - ◆ 7.5 Ω (typical) at $V_{CC} = 2.7$ V
 - ◆ 6.5 Ω (typical) at $V_{CC} = 3.3$ V
 - ◆ 6 Ω (typical) at $V_{CC} = 5$ V
- Switch current capability of 32 mA
- High noise immunity
- CMOS low power consumption
- TTL interface compatibility at 3.3 V
- Latch-up performance meets requirements of JESD78 Class I
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Enable input accepts voltages up to 5.5 V
- Multiple package options
- Specified from -40 °C to $+85$ °C and -40 °C to $+125$ °C

3. Ordering information

Table 1. Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
74LVC1G66GW	-40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1
74LVC1G66GV	-40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753
74LVC1G66GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	SOT886
74LVC1G66GF	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1 × 0.5 mm	SOT891

4. Marking

Table 2. Marking

Type number	Marking code
74LVC1G66GW	VL
74LVC1G66GV	V66
74LVC1G66GM	VL
74LVC1G66GF	VL

5. Functional diagram




Fig 1. Logic symbol




Fig 2. IEC logic symbol





Fig 3. Logic diagram

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SOT353-1/SOT753	SOT886/SOT891	
Y	1	1	independent input or output
Z	2	2	independent output or input
GND	3	3	ground (0 V)
E	4	4	enable input (active HIGH)
n.c.	-	5	not connected
V _{CC}	5	6	supply voltage

7. Functional description

Table 4. Function table^[1]

Input E	Switch
L	OFF-state
H	ON-state

[1] H = HIGH voltage level;
L = LOW voltage level

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
V_I	input voltage		[1] -0.5	+6.5	V
I_{IK}	input clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$	-50	-	mA
I_{SK}	switch clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$	-	± 50	mA
V_{SW}	switch voltage	enable and disable mode	[2] -0.5	$V_{CC} + 0.5$	V
I_{SW}	switch current	$V_{SW} > -0.5\text{ V}$ or $V_{SW} < V_{CC} + 0.5\text{ V}$	-	± 50	mA
I_{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$	[3] -	250	mW

- [1] The minimum input voltage rating may be exceeded if the input current rating is observed.
- [2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed.
- [3] For TSSOP5 and SC-74A packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.
For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		1.65	-	5.5	V
V_I	input voltage		0	-	5.5	V
V_{SW}	switch voltage		[1] 0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.65\text{ V}$ to 2.7 V	[2] -	-	20	ns/V
		$V_{CC} = 2.7\text{ V}$ to 5.5 V	[2] -	-	10	ns/V

- [1] To avoid sinking GND current from terminal Z when switch current flows in terminal Y, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no GND current will flow from terminal Y. In this case, there is no limit for the voltage drop across the switch.
- [2] Applies to control signal levels.

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit	
			Min	Typ ^[1]	Max	Min	Max		
V _{IH}	HIGH-level input voltage	V _{CC} = 1.65 V to 1.95 V	0.65V _{CC}	-	-	0.65V _{CC}	-	V	
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V	
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V	
		V _{CC} = 4.5 V to 5.5 V	0.7V _{CC}	-	-	0.7V _{CC}	-	V	
V _{IL}	LOW-level input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	0.35V _{CC}	-	0.35V _{CC}	V	
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V	
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V	
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3V _{CC}	-	0.3V _{CC}	V	
I _I	input leakage current	pin E; V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	[2]	-	±0.1	±5	-	±100	μA
I _{S(OFF)}	OFF-state leakage current	V _I = V _{IH} or V _{IL} ; V _{CC} = 5.5 V; see Figure 7	[2]	-	±0.1	±5	-	±200	μA
I _{S(ON)}	ON-state leakage current	V _I = V _{IH} or V _{IL} ; V _{CC} = 5.5 V; see Figure 8	[2]	-	±0.1	±5	-	±200	μA
I _{CC}	supply current	V _I = 5.5 V or GND; V _{SW} = GND or V _{CC} ; I _O = 0 A; V _{CC} = 1.65 V to 5.5 V	[2]	-	0.1	10	-	200	μA
ΔI _{CC}	additional supply current	pin E; V _I = V _{CC} - 0.6 V; V _{SW} = GND or V _{CC} ; I _O = 0 A; V _{CC} = 5.5 V	[2]	-	5	500	-	5000	μA
C _I	input capacitance		-	2.0	-	-	-	-	pF
C _{S(OFF)}	OFF-state capacitance		-	6.5	-	-	-	-	pF
C _{S(ON)}	ON-state capacitance		-	11	-	-	-	-	pF

[1] All typical values are measured at T_{amb} = 25 °C.

[2] These typical values are measured at V_{CC} = 3.3 V.

10.1 Test circuits

$V_I = V_{CC}$ or GND and $V_O =$ GND or V_{CC} .

Fig 7. Test circuit for measuring OFF-state leakage current

$V_I = V_{CC}$ or GND and $V_O =$ open circuit.

Fig 8. Test circuit for measuring ON-state leakage current

10.2 ON resistance

Table 8. ON resistance

At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see [Figure 10](#) to [Figure 15](#).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
$R_{ON(peak)}$	ON resistance (peak)	$V_I =$ GND to V_{CC} ; see Figure 9						
		$I_{SW} = 4$ mA; $V_{CC} = 1.65$ V to 1.95 V	-	34.0	130	-	195	Ω
		$I_{SW} = 8$ mA; $V_{CC} = 2.3$ V to 2.7 V	-	12.0	30	-	45	Ω
		$I_{SW} = 12$ mA; $V_{CC} = 2.7$ V	-	10.4	25	-	38	Ω
		$I_{SW} = 24$ mA; $V_{CC} = 3.0$ V to 3.6 V	-	7.8	20	-	30	Ω
		$I_{SW} = 32$ mA; $V_{CC} = 4.5$ V to 5.5 V	-	6.2	15	-	23	Ω
$R_{ON(rail)}$	ON resistance (rail)	$V_I =$ GND; see Figure 9						
		$I_{SW} = 4$ mA; $V_{CC} = 1.65$ V to 1.95 V	-	8.2	18	-	27	Ω
		$I_{SW} = 8$ mA; $V_{CC} = 2.3$ V to 2.7 V	-	7.1	16	-	24	Ω
		$I_{SW} = 12$ mA; $V_{CC} = 2.7$ V	-	6.9	14	-	21	Ω
		$I_{SW} = 24$ mA; $V_{CC} = 3.0$ V to 3.6 V	-	6.5	12	-	18	Ω
		$I_{SW} = 32$ mA; $V_{CC} = 4.5$ V to 5.5 V	-	5.8	10	-	15	Ω
		$V_I = V_{CC}$; see Figure 9						
		$I_{SW} = 4$ mA; $V_{CC} = 1.65$ V to 1.95 V	-	10.4	30	-	45	Ω
		$I_{SW} = 8$ mA; $V_{CC} = 2.3$ V to 2.7 V	-	7.6	20	-	30	Ω
		$I_{SW} = 12$ mA; $V_{CC} = 2.7$ V	-	7.0	18	-	27	Ω
		$I_{SW} = 24$ mA; $V_{CC} = 3.0$ V to 3.6 V	-	6.1	15	-	23	Ω
		$I_{SW} = 32$ mA; $V_{CC} = 4.5$ V to 5.5 V	-	4.9	10	-	15	Ω

Table 8. ON resistance ...continued


At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see [Figure 10](#) to [Figure 15](#).


Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
R _{ON(flat)}	ON resistance (flatness)	V _I = GND to V _{CC} ^[2]						
		I _{SW} = 4 mA; V _{CC} = 1.65 V to 1.95 V	-	26.0	-	-	-	Ω
		I _{SW} = 8 mA; V _{CC} = 2.3 V to 2.7 V	-	5.0	-	-	-	Ω
		I _{SW} = 12 mA; V _{CC} = 2.7 V	-	3.5	-	-	-	Ω
		I _{SW} = 24 mA; V _{CC} = 3.0 V to 3.6 V	-	2.0	-	-	-	Ω
		I _{SW} = 32 mA; V _{CC} = 4.5 V to 5.5 V	-	1.5	-	-	-	Ω

[1] Typical values are measured at T_{amb} = 25 °C and nominal V_{CC}.

[2] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V_{CC} and temperature.


10.3 ON resistance test circuit and graphs






- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}.$
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}.$
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}.$
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}.$

Fig 11. ON resistance as a function of input voltage;
 $V_{CC} = 1.8\text{ V}$




- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}.$
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}.$
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}.$
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}.$

Fig 12. ON resistance as a function of input voltage;
 $V_{CC} = 2.5\text{ V}$




- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}.$
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}.$
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}.$
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}.$

Fig 13. ON resistance as a function of input voltage;
 $V_{CC} = 2.7\text{ V}$



- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}.$
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}.$
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}.$
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}.$

Fig 14. ON resistance as a function of input voltage;
 $V_{CC} = 3.3\text{ V}$



- (1) $T_{amb} = 125\text{ }^{\circ}\text{C}$.
- (2) $T_{amb} = 85\text{ }^{\circ}\text{C}$.
- (3) $T_{amb} = 25\text{ }^{\circ}\text{C}$.
- (4) $T_{amb} = -40\text{ }^{\circ}\text{C}$.

Fig 15. ON resistance as a function of input voltage; $V_{CC} = 5.0\text{ V}$

11. Dynamic characteristics

Table 9. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see Figure 18.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
t_{pd}	propagation delay	Y to Z or Z to Y; see Figure 16	[2][3]					
		$V_{CC} = 1.65\text{ V to }1.95\text{ V}$	-	0.8	2.0	-	3.0	ns
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	-	0.4	1.2	-	2.0	ns
		$V_{CC} = 2.7\text{ V}$	-	0.4	1.0	-	1.5	ns
		$V_{CC} = 3.0\text{ V to }3.6\text{ V}$	-	0.3	0.8	-	1.5	ns
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	-	0.2	0.6	-	1.0	ns
t_{en}	enable time	E to Y or Z; see Figure 17	[4]					
		$V_{CC} = 1.65\text{ V to }1.95\text{ V}$	1.0	5.3	12	1.0	15.5	ns
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.0	3.0	6.5	1.0	8.5	ns
		$V_{CC} = 2.7\text{ V}$	1.0	2.6	6.0	1.0	8.0	ns
		$V_{CC} = 3.0\text{ V to }3.6\text{ V}$	1.0	2.5	5.0	1.0	6.5	ns
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	1.0	1.9	4.2	1.0	5.5	ns


Table 9. Dynamic characteristics ...continued


At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see [Figure 18](#).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
t _{dis}	disable time	E to Y or Z; see Figure 17 ^[5]						
		V _{CC} = 1.65 V to 1.95 V	1.0	4.2	10	1.0	13	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.4	6.9	1.0	9.0	ns
		V _{CC} = 2.7 V	1.0	3.6	7.5	1.0	9.5	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	3.4	6.5	1.0	8.5	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	2.5	5.0	1.0	6.5	ns
C _{PD}	power dissipation capacitance	C _L = 50 pF; f _i = 10 MHz; V _I = GND to V _{CC} ^[6]						
		V _{CC} = 2.5 V	-	9.8	-	-	-	pF
		V _{CC} = 3.3 V	-	12.0	-	-	-	pF
		V _{CC} = 5.0 V	-	17.3	-	-	-	pF

- [1] Typical values are measured at T_{amb} = 25 °C and nominal V_{CC}.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL}.
- [3] propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified capacitance when driven by an ideal voltage source (zero output impedance).
- [4] t_{en} is the same as t_{PZH} and t_{PZL}.
- [5] t_{dis} is the same as t_{PLZ} and t_{PHZ}.
- [6] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).
 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma\{(C_L + C_{S(ON)}) \times V_{CC}^2 \times f_o\}$ where:
 f_i = input frequency in MHz;
 f_o = output frequency in MHz;
 C_L = output load capacitance in pF;
 C_{S(ON)} = maximum ON-state switch capacitance in pF;
 V_{CC} = supply voltage in V;
 N = number of inputs switching;
 Σ{(C_L + C_{S(ON)}) × V_{CC}² × f_o} = sum of the outputs.

11.1 Waveforms and test circuit






Measurement points are given in [Table 10](#).

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 17. Enable and disable times

Table 10. Measurement points

Supply voltage	Input	Output		
V_{CC}	V_M	V_M	V_X	V_Y
1.65 V to 1.95 V	$0.5V_{CC}$	$0.5V_{CC}$	$V_{OL} + 0.15 V$	$V_{OH} - 0.15 V$
2.3 V to 2.7 V	$0.5V_{CC}$	$0.5V_{CC}$	$V_{OL} + 0.15 V$	$V_{OH} - 0.15 V$
2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$
3.0 V to 3.6 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$
4.5 V to 5.5 V	$0.5V_{CC}$	$0.5V_{CC}$	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$



Test data is given in [Table 11](#).

Definitions for test circuit:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistance.

V_{EXT} = External voltage for measuring switching times.

Fig 18. Load circuit for switching times

Table 11. Test data

Supply voltage	Input		Load		V_{EXT}		
V_{CC}	V_I	t_r, t_f	C_L	R_L	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
1.65 V to 1.95 V	V_{CC}	≤ 2.0 ns	30 pF	1 k Ω	open	GND	$2V_{CC}$
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	30 pF	500 Ω	open	GND	$2V_{CC}$
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	GND	6 V
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	GND	6 V
4.5 V to 5.5 V	V_{CC}	≤ 2.5 ns	50 pF	500 Ω	open	GND	$2V_{CC}$

11.2 Additional dynamic characteristics

Table 12. Additional dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $T_{amb} = 25^\circ C$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
THD	total harmonic distortion	$R_L = 10$ k Ω ; $C_L = 50$ pF; $f_i = 1$ kHz; see Figure 19					
		$V_{CC} = 1.65$ V	-	0.032	-	%	
		$V_{CC} = 2.3$ V	-	0.008	-	%	
		$V_{CC} = 3.0$ V	-	0.006	-	%	
		$V_{CC} = 4.5$ V	-	0.001	-	%	
		$R_L = 10$ k Ω ; $C_L = 50$ pF; $f_i = 10$ kHz; see Figure 19					
		$V_{CC} = 1.65$ V	-	0.068	-	%	
		$V_{CC} = 2.3$ V	-	0.009	-	%	
		$V_{CC} = 3.0$ V	-	0.008	-	%	
		$V_{CC} = 4.5$ V	-	0.006	-	%	

Table 12. Additional dynamic characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $T_{amb} = 25\text{ }^{\circ}\text{C}$.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$f_{(-3\text{dB})}$	-3 dB frequency response	$R_L = 600\ \Omega$; $C_L = 50\ \text{pF}$; see Figure 20					
		$V_{CC} = 1.65\ \text{V}$	-	135	-	MHz	
		$V_{CC} = 2.3\ \text{V}$	-	145	-	MHz	
		$V_{CC} = 3.0\ \text{V}$	-	150	-	MHz	
		$V_{CC} = 4.5\ \text{V}$	-	155	-	MHz	
		$R_L = 50\ \Omega$; $C_L = 5\ \text{pF}$; see Figure 20					
		$V_{CC} = 1.65\ \text{V}$	-	> 500	-	MHz	
		$V_{CC} = 2.3\ \text{V}$	-	> 500	-	MHz	
		$V_{CC} = 3.0\ \text{V}$	-	> 500	-	MHz	
		$V_{CC} = 4.5\ \text{V}$	-	> 500	-	MHz	
		$R_L = 50\ \Omega$; $C_L = 10\ \text{pF}$; see Figure 20					
		$V_{CC} = 1.65\ \text{V}$	-	200	-	MHz	
		$V_{CC} = 2.3\ \text{V}$	-	350	-	MHz	
		$V_{CC} = 3.0\ \text{V}$	-	410	-	MHz	
		$V_{CC} = 4.5\ \text{V}$	-	440	-	MHz	
		α_{iso}	isolation (OFF-state)	$R_L = 600\ \Omega$; $C_L = 50\ \text{pF}$; $f_i = 1\ \text{MHz}$; see Figure 21			
$V_{CC} = 1.65\ \text{V}$	-			-46	-	dB	
$V_{CC} = 2.3\ \text{V}$	-			-46	-	dB	
$V_{CC} = 3.0\ \text{V}$	-			-46	-	dB	
$V_{CC} = 4.5\ \text{V}$	-			-46	-	dB	
$R_L = 50\ \Omega$; $C_L = 5\ \text{pF}$; $f_i = 1\ \text{MHz}$; see Figure 21							
$V_{CC} = 1.65\ \text{V}$	-			-37	-	dB	
$V_{CC} = 2.3\ \text{V}$	-			-37	-	dB	
$V_{CC} = 3.0\ \text{V}$	-			-37	-	dB	
$V_{CC} = 4.5\ \text{V}$	-			-37	-	dB	
V_{ct}	crosstalk voltage	between digital input and switch; $R_L = 600\ \Omega$; $C_L = 50\ \text{pF}$; $f_i = 1\ \text{MHz}$; $t_r = t_f = 2\ \text{ns}$; see Figure 22					
		$V_{CC} = 1.65\ \text{V}$	-	69	-	mV	
		$V_{CC} = 2.3\ \text{V}$	-	87	-	mV	
		$V_{CC} = 3.0\ \text{V}$	-	156	-	mV	
		$V_{CC} = 4.5\ \text{V}$	-	302	-	mV	

Table 12. Additional dynamic characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Q_{inj}	charge injection	$C_L = 0.1\text{ nF}$; $V_{gen} = 0\text{ V}$; $R_{gen} = 0\text{ }\Omega$; $f_i = 1\text{ MHz}$; $R_L = 1\text{ M}\Omega$; see Figure 23				
		$V_{CC} = 1.8\text{ V}$	-	3.3	-	pC
		$V_{CC} = 2.5\text{ V}$	-	4.1	-	pC
		$V_{CC} = 3.3\text{ V}$	-	5.0	-	pC
		$V_{CC} = 4.5\text{ V}$	-	6.4	-	pC
		$V_{CC} = 5.5\text{ V}$	-	7.5	-	pC


11.3 Test circuits



Test conditions:


- $V_{CC} = 1.65\text{ V}$: $V_i = 1.4\text{ V (p-p)}$.
- $V_{CC} = 2.3\text{ V}$: $V_i = 2\text{ V (p-p)}$.
- $V_{CC} = 3\text{ V}$: $V_i = 2.5\text{ V (p-p)}$.
- $V_{CC} = 4.5\text{ V}$: $V_i = 4\text{ V (p-p)}$.

Fig 19. Test circuit for measuring total harmonic distortion



Adjust f_i voltage to obtain 0 dBm level at output. Increase f_i frequency until dB meter reads -3 dB .

Fig 20. Test circuit for measuring the frequency response when switch is in ON-state



Adjust f_i voltage to obtain 0 dBm level at input.

Fig 21. Test circuit for measuring isolation (OFF-state)






Fig 22. Test circuit for measuring crosstalk between digital input and switch



$Q_{inj} = \Delta V_O \times C_L$
 ΔV_O = output voltage variation.
 R_{gen} = generator resistance.
 V_{gen} = generator voltage.

Fig 23. Test circuit for measuring charge injection

12. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



Fig 24. Package outline SOT353-1 (TSSOP5)

Plastic surface-mounted package; 5 leads

SOT753




Fig 25. Package outline SOT753 (SC-74A)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm

SOT886



Fig 26. Package outline SOT886 (XSON6)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm

SOT891



Fig 27. Package outline SOT891 (XSON6)

13. Abbreviations

Table 13. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
TTL	Transistor-Transistor Logic
HBM	Human Body Model
ESD	ElectroStatic Discharge
MM	Machine Model
DUT	Device Under Test

14. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G66_6	20070827	Product data sheet	-	74LVC1G66_5
Modifications:	<ul style="list-style-type: none"> • Section 10 “Static characteristics”: Changed: Conditions for OFF-state and ON-state leakage current. 			
74LVC1G66_5	20070807	Product data sheet	-	74LVC1G66_4
Modifications:	<ul style="list-style-type: none"> • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name when appropriate. • Added type number 74LVC1G66GM (XSON6/SOT886 package) • Added type number 74LVC1G66GF (XSON6/SOT891 package) • Section 2 “Features”: Added: Wide supply voltage range from 1.65 V to 5.5 V Changed: JESD78 Class II to JESD78 Class I Added: Enable input accepts voltages up to 5.5 V • Section 8 “Limiting values”: Added: Limiting values of switch parameters. Added: Derating factors of the applicable packages • Section 9 “Recommended operating conditions”: Added: Recommended operation conditions of switch parameters. • Section 10 “Static characteristics”: Changed: Maximum values of ON resistance (peak) parameters and graphics. Changed: Conditions for input leakage and supply current. • Section 11 “Dynamic characteristics”: Changed: Typical values of the charge injection. 			
74LVC1G66_4	20040413	Product specification	-	74LVC1G66_3
74LVC1G66_3	20021115	Product specification	-	74LVC1G66_2
74LVC1G66_2	20020529	Product specification	-	74LVC1G66_1
74LVC1G66_1	20011030	Product specification	-	-

15. Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: salesaddresses@nxp.com

17. Contents

1	General description	1
2	Features	1
3	Ordering information	2
4	Marking	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	3
8	Limiting values	4
9	Recommended operating conditions	4
10	Static characteristics	5
10.1	Test circuits	6
10.2	ON resistance	6
10.3	ON resistance test circuit and graphs	7
11	Dynamic characteristics	9
11.1	Waveforms and test circuit	10
11.2	Additional dynamic characteristics	12
11.3	Test circuits	14
12	Package outline	16
13	Abbreviations	20
14	Revision history	20
15	Legal information	21
15.1	Data sheet status	21
15.2	Definitions	21
15.3	Disclaimers	21
15.4	Trademarks	21
16	Contact information	21
17	Contents	22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

PHILIPS

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 August 2007

Document identifier: 74LVC1G66_6